Partial Testing



# (12) United States Patent Sferro et al.

US 6,230,066 B1 (10) Patent No.:

(45) Date of Patent:

May 8, 2001

(54)	SIMULTANEOUS MANUFACTURING AND
	PRODUCT ENGINEERING INTEGRATED
	WITH KNOWLEDGE NETWORKING

(75) Inventors: Peter Richard Sferro, Rochester; Gregory John Burek, Plymouth; Sean

Bogue O'Reilly, Farmington, all of MI

Assignee: Ford Global Technologies, Inc.,

Dearborn, MI (US)

Subject to any disclaimer, the term of this (\*) Notice:

patent is extended or adjusted under 35

U.S.C. 154(b) by 0 days.

(21) Appl. No.: 09/149,749

(22) Filed: Sep. 8, 1998

(51) Int. Cl.<sup>7</sup> ...... G06F 19/00

(52) U.S. Cl. ...... 700/104; 700/96; 700/98; 700/103; 700/105; 700/49; 700/50; 716/1; 716/3; 345/420; 345/427; 345/419; 703/1;

703/13; 703/14

700/96, 97, 98, 99, 100, 101-105, 118, 163, 183, 184, 185; 703/1, 13, 14; 716/1-4;

345/419, 420, 421, 427; 359/458; 382/154

#### (56)References Cited

### U.S. PATENT DOCUMENTS

5,20	8,765	5/1993	Turnbull	700/97
5,25	7,363	• 10/1993	Shapiro et al	703/13
5,30	7,261	4/1994	Maki et al	700/95

5,355,317 10	0/1994 Talbott	et al	700/97
5,357,440 10	0/1994 Talbott	et al	700/97
5,640,337 * (	5/1997 Huang	et al	703/23
5,748,943 * 3	5/1998 Kaepp (	et al	. 703/1
5,752,000 * 5	5/1998 McGeei	et al	703/14
6.088.689 * *	7/2000 Kohn et	al	706/10

#### \* cited by examiner


Primary Examiner-William Grant Assistant Examiner—Ramesh Patel

(74) Attorney, Agent, or Firm-Joseph W. Malleck

#### (57)ABSTRACT

Method of simultaneously carrying out manufacturing and product engineering integrated with knowledge networking. The method comprises: (a) creating a logic modeller by (i) identifying elements of an engineering project and syntactically arranging such elements in a logic sequence based on engineering functions, (ii) ascertaining uniform meaning for such elements and engineering functions to allow for interdisciplinary communication, (iii) gathering existing knowledge pertinent to such elements and engineering functions, and encoding such gathered knowledge into terms according to uniform meanings, and (iv) programming a computer memory template with such logic sequence and with attached data bases of such encoded existing knowledge; and (b) operating said logic modeller through a direct engineer that: (i) requests review of initial input specifications of an inchoate design that results in an analysis by the modeller to indicate rule or constraint violations of the gathered knowledge, and (ii) interacts with the analysis in response to such indications to converge on acceptable or improved engineering design functions.

### 15 Claims, 9 Drawing Sheets



US-PAT-NO: <u>6230066</u>

DOCUMENT-IDENTIFIER: US 6230066 B1

TITLE: Simultaneous manufacturing and product engineering

integrated with knowledge networking

----- KWIC -----

## 6230066

Operating the logic modeller may start with selection of a points file in CAD and transporting such file into the modeller. Analysis by the modeller will present alternatives or suggested ways to overcome violations. If the first stages of interaction with the logic modeller does not result in a desired total product and manufacturing definition, the definition may be converted to a <u>3-D</u> object for visual analysis so that the interactive step may be reiterated.

Before the final total product definition is reached, the direct engineer has the flexibility to interact with the developing inchoate design using a 3-dimensional prototype device that produces a physical specimen based on the modeller **design file**. In this way, the direct engineer can survey and further analyze the physical full sized product to see how it may function with associated elements or assemblies, and thus make other changes by modifying the

design file (see FIG. 1).

05/05/2003, EAST Version: 1.03.0002